

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/604,354	07/14/2003	Tao Cheng,	MTKP0024USA	1353	
27765 75	90 10/19/2005	EXAMINER			
NORTH AME	RICA INTELLECTUA	ROMAN, LUIS ENRIQUE			
P.O. BOX 506 MERRIFIELD, VA 22116			ART UNIT	PAPER NUMBER	
WERRI IEEE,	VII 22110		2836		
			DATE MAILED: 10/19/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

3		Application	n No.	Applicant(s)						
•		10/604,354	ı	CHENG, ET AL.	(pm)					
	Office Action Summary	Examiner		Art Unit						
		Luis Romar	ı	2836						
The MAILING DATE of this communication appears on the cover sheet with the correspondence address										
Period for Reply										
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).										
Status										
1)	Responsive to communication(s) filed on	·								
-	This action is FINAL . 2b)⊠ This action is non-final.									
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is									
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.									
Disposition of Claims										
4)⊠ Claim(s) <u>1-12</u> is/are pending in the application.										
•	4a) Of the above claim(s) is/are withdrawn from consideration.									
5)	5) Claim(s) is/are allowed.									
6)⊠	⊠ Claim(s) <u>1-3 and 6-12</u> is/are rejected.									
•	Claim(s) 4, 5 is/are objected to.									
8)□	Claim(s) are subject to restriction and	d/or election re	quirement.							
Applicati	on Papers									
9) The specification is objected to by the Examiner.										
10)⊠ The drawing(s) filed on <u>07/14/2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.										
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).										
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).										
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.										
Priority u	nder 35 U.S.C. § 119									
12)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).										
a)⊠ All b)□ Some * c)□ None of:										
	1. Certified copies of the priority documents have been received.									
	2. Certified copies of the priority documents have been received in Application No									
3. Copies of the certified copies of the priority documents have been received in this National Stage										
application from the International Bureau (PCT Rule 17.2(a)).										
* See the attached detailed Office action for a list of the certified copies not received.										
Attachmen	tis)									
	e of References Cited (PTO-892)		4) Interview Summary	(PTO-413)						
2) Notic	e of Draftsperson's Patent Drawing Review (PTO-948)	(00)	Paper No(s)/Mail Da 5) Notice of Informal P		152)					
	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/ r No(s)/Mail Date <u>07/14/03-02/03/04-</u> .	00/	6) Other:		- ,					

Art Unit: 2836

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1, 10, 11 & 12 are rejected under 35 U.S.C. §103(a) as being unpatentable over Nelson (US 5463520) in view of Voldman et al. (US 6549061).

Regarding claim 1 Nelson discloses an electrostatic discharge protection circuit comprising an N-type channel metal-oxide semiconductor (NMOS) transistor (Fig. 1 element 18), a drain of the NMOS transistor connected to the input end of the transistor circuit (Fig. 1 drain connected to V_{SS}), a source of the NMOS transistor connected to a control end of the transistor circuit (Fig. 1 source connected to V_{DD}), a gate of the NMOS transistor connected to the output end of the transistor circuit (Fig. 1 gate connected to element 27).

Nelson does not disclose wherein the transistor is an npn Darlington circuit comprising a input end and an output end, the output end of the npn Darlington circuit being grounded.

Voldman et al. teaches wherein the transistor is an npn Darlington circuit (Fig. 6 element 604) comprising a input end (Fig. 6 element 210) and an output end (Fig. 6 element 212), the output end of the npn Darlington circuit being grounded (Fig. 6 element 212).

It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the Nelson device with the Voldman et al. darlington features. Both teachings are in the ESD area which have a main purpose to reduce the impedance between the input pad and the power source (i.e. discharge of current between the input to the power source). Furthermore, it can be added that a darlington offers the advantage of driving/supporting higher magnitudes of current than a single transistor.

Regarding claim 10 Nelson in view of Voldman et al. discloses the electrostatic discharge protection circuit of claim 1.

Nelson and Voldman et al. further disclose wherein the input end of the npn Darlington circuit is connected to an input end of another circuit (Nelson, Fig. 1 element 14).

Art Unit: 2836

Regarding claim 11 Nelson in view of Voldman et al. discloses the electrostatic discharge protection circuit of claim 1.

Nelson further discloses wherein the input end of the npn Darlington circuit is connected to a voltage source (Fig. 1 element V_{SS}).

Regarding claim 12 Nelson in view of Voldman et al. discloses the electrostatic discharge protection circuit of claim 1.

Nelson in view of Voldman et al. further discloses comprising a pnp Darlington circuit, an input end of the pnp Darlington circuit connected to the input end of the npn Darlington circuit, an output end of the pnp Darlington circuit connected to a voltage source, and a P-type channel metal-oxide semiconductor (PMOS) transistor, a drain of the PMOS transistor connected to the input end of the pnp Darlington circuit, a source of the PMOS transistor connected to a control end of the pnp Darlington circuit, a gate of the PMOS transistor connected to the output end of the pnp Darlington circuit. Given a circuit between the voltages +V and 0 volts, it is well known in the art that structure of the circuit symmetrically connected between 0 and -V volts will function identically. Having taken into consideration inverting the polarities of the components npn to pnp, for example, these components are art recognized equivalents used for the same intended purpose.

Claims 2, 3 are rejected under 35 U.S.C. §103(a) as being unpatentable over Nelson (US 5463520) in view of Voldman et al. (US 6549061) and Glica (US 5262689) and Williams et al. (US 5485027).

Regarding claim 2 Nelson in view of Voldman et al. discloses the electrostatic discharge protection circuit of claim 1.

Nelson in view of Voldman et al. does not disclose wherein the npn Darlington circuit further comprises two npn-type bipolar junction transistors (BJTs), each npn BJT comprising an N+ buried layer, a P well formed on the N+ buried layer, an N well formed on the N+ buried layer around the P well, and an N+ node formed in a top side of the P well; and the NMOS transistor comprises an N+ buried layer, a P well formed on the N+ buried layer, an N well formed on the N+ buried layer around the P well, and two N+ nodes formed in a top side of the P well.

Firstly, Glica teaches wherein the npn Darlington circuit further comprises two npn-type bipolar junction transistors (BJTs) (a darlington consists of two transistor equally constructed connected in tandem configuration), each npn BJT comprising an N+ buried layer (Fig. 3B), a P well formed on the N+ buried layer (fig. 3B), an N well formed on the N+ buried layer around the P well (Fig. 3B element NBODY), and an N+ node formed in a top side of the P well (Fig. 3B element N+).

Secondly, Williams et al. teaches wherein the NMOS transistor comprises an N+buried layer (Fig. 22 element 123), a P well formed on the N+ buried layer (Fig. 22 element 201), an N well formed on the N+ buried layer around the P well (Fig.

Art Unit: 2836

22 element 203), and two N+ nodes (Fig. 22 elements 211, 213) formed in a top side of the P well.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify Nelson in view of Voldman et al. device with the teachings of Glica and Williams et al. because the theory of fabrication of semiconductors using the P and N elements by combining them with different impurity concentrations is known to be a method of producing smaller solid state devices that are compatible with the smaller elements currently being used in computer systems and devices.

Regarding claim 3 Nelson in view of Voldman et al. and Glica and Williams et al. discloses the electrostatic discharge protection circuit of claim 2. Williams et al further teaches how to accomplish the so-called "Self Isolation" which is applied in the two BJTS and the NMOS transistor are formed on a P-substrate, and the N wells of the two npn BJTS and the NMOS transistor are used to isolate the P wells and the P-substrate (col. 1 lines 28-30).

Claims 7 & 8 are rejected under 35 U.S.C. §103(a) as being unpatentable over Nelson (US 5463520) in view of Voldman et al. (US 6549061) and Li (US 6496055) and Chen et al. (US 5790460).

Regarding claim 7 Nelson in view of Voldman et al. discloses the electrostatic discharge protection circuit of claim 1.

Nelson in view of Voldman et al. does not disclose wherein the npn Darlington circuit further comprises two npn BJTS, each npn BJT comprising a deep N well, a P well formed on the deep N well, and an N+ node formed in a top side of the P well; and the NMOS transistor comprises a deep N well, a P well formed on the N well, and two N+ nodes formed in a top side of the P well.

Firstly, Li teaches wherein the npn Darlington (a darlington consists of two transistor equally constructed connected in tandem configuration) further comprises two npn BJTS, each npn BJT comprising a deep N well (Fig. 5 element 526), a P well formed on the deep N well (fig. 5 element 522), and an N+ node formed in a top side of the P well (Fig. 5 element 518).

Secondly, Chen et al. teaches wherein the NMOS transistor comprises a deep N well (col. 3 lines 66-67 & col. 4 line 1 & Fig. 3 element 25a), a P well formed on the N well (col. 3 lines 66-67 & col. 4 line 1 & Fig. 3 element 22a), and two N+ nodes formed in a top side of the P well (col. 3 lines 66-67 & col. 4 line 1 & Fig. 3 elements 30a, 31a)

It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify Nelson in view of Voldman et al. device with the teachings of Li and Chen et al. because the theory of fabrication of semiconductors using the P and N elements by combining them with different impurity concentration is known to be a method of producing smaller solid state devices that are compatible with the smaller elements currently being used in computer systems and devices.

Art Unit: 2836

Regarding claim 8 Nelson in view of Voldman et al. and Li and Chen et al. discloses the electrostatic discharge protection circuit of claim 7 Chen et al. further discloses (for the NMOS, which can also be applied to the Darlington) wherein the two BJTS and the NMOS transistor are formed on a P-substrate, and the deep N wells of the two npn BJTS and the NMOS transistor are used to isolate the P wells and the P-substrate (col. 3 lines 66-67 & col. 4 line1).

Regarding claims 6 & 9, none of the references discloses that a BiCMOS process. However in apparatus claims, the method of forming the apparatus is not germane to the issue of patentability of the apparatus itself as patentability is determined based on the recited structural components of the apparatus.

Allowable Subject Matter

Claims 4 & 5 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The prior art of record fails to teach or fairly suggest the specific configuration or way of manufacturing the devices described in these dependent claims.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Luis E. Román whose telephone number is (571) 272 – 5527. The examiner can normally be reached on Mon – Fri from 7:15 AM to 3:45 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Brian Sircus can be reached on (571) 272-2800 x 36. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from Patent Application Information Retrieval (PAIR) system.

Status information for unpublished applications is available through private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Luis E. Román Patent Examiner Art Unit 2836

> PHUONG T.VU PRIMARY EXAMINER